Motivated by a biologically plausible short-memory sketchpad. Kak's Fa.sf Clarsiflcation (FC) neural networks are instantaneously trained by using aprescriptive training scheme. Both weights and the topology for an FC network are specified with only hw presentations of the training samples. Compared with iterative learning algorithms such a s Backpropagation (which may require many thousands oj presentations of the training doto), the training ofFC networkr is extremely fast and learning convergence is alway.? &maranteed Thus FC networks are suitable for applications where real-time clas.s@cation and adaptive flltering are needed In thi.ypaper weshow that FC networks are "hardware friendly "far implementation on FPGA.?. Their unique prescriptive learning scheme can be integrated with the hardware design of the FC network through parameterization and compile-time constant folding.
Introduction
There exist certain classes of real-time classification / adaptive control systems within which learning is a critical task which must be guaranteed to finish on time. Reconnaissance robots, and satellite sensory systems looking for interesting objects in unfamiliar environments are some of the examples of such real-time systems. In these types of systems, one cannot fully anticipant the full range of objects the classification systems may encounter. The classification system must learn to classify these in real-time and learn as they continue to explore. Neural networks have been shown to be powerful classification tools. However, neural networks which are based on iterative learning algorithms such as multilayer perceptrons, radial basis functions and support vector machines can suffer fkom training bottleneck [I] :
that is learning may not converge or take too long to be useful in real-time applications even with hardware acceleration. For this reason, iterative learning neural networks are not suitable for the real-time systems where leaming is a critical task.
Kak's Fast Classification (FC) networks [2] overcome the learning bottleneck by employing instantaneous learning. The model of FC networks is motivated by a biologically plausible sketchpad mechanism for short-term memory in which leaming occurs instantaneously. The leaming in FC networks does not suffer from the learning bottleneck and is always guaranteed to converge. Both the weights and the topology of an FC network are determined by simple inspection of the training examples. Only two presentations oftraining samples are required to train an FC network, which is extremely efficient compared with iterative leaming algorithms, such as backpropagation, where thousands of presentations of training samples are required.
In this paper, we show that Kak's FC networks with their prescriptive learning scheme are well suited for implementation on FPGA based reconfigurable hardware platforms by exploiting fine p i n e d parallelism. We show that the prescriptive learning algorithm can be integrated into hardware design for the FC networks through parameterization and compile-time constant folding. The remainder of this paper is organised as follows. Section 2 describes the algorithm framework for the FC networks. Operations in the training and execution phases of FC networks are formally presented. Section 3 presents the hardware design for FC networks. The overall system architecture is outlined first, followed by implementations for network components: hidden neurons, hidden layer rulebases and the output neurons. Section 4 discusses strategies for integrating prescriptive learning with the design of FC networks and Section 5 draws some conclusions.
Algorithmic Framework for FC Networks
The FC networks have a three layer feed-forward architecture which consists of a layer of inputs, a layer of dis-tance based hidden neurons, a fuzzy rule base and an output layer as illustrated in Fig. 1 . Input data presented to an FC network is a n element long continuous-valued vector x = (x1.x2, ..., x n ) , where n is the length of the input and is determined by the problem specification. Each hidden neuron i stores an exemplar training sample faithfully as its weight vector wi = (wi, wi, 2. ..., wi, J . A hidden neuron i first computes the distance di between the input vector x and its weight vector as shown in Fig. 2 (a) .
fied in the same output class as the training sample w . The generalization radius r hence "fuzzifys" the input space around a training sample w ; any test vector that lies within this fuzzy region will be classified as the same as the training example.
All outputs from the hidden layer form a distance vector which represents the similarity hetween the test vector x and each of the training samples stored in the hidden layer of the FC network. The distance vector is then presented to the fuzzy rule base which maps the distance vector h into a membership grade vector p = (p,, p2, ..., k,) . Thevector w represents the degree of membership that the test vector x has to each of the output classes. The properties of p are described below:
The output neuron then computes a dot product between the output weight vector Y = (vI, vZ, ..., v,) and the fuzzy membership vector to aggregate all fuzzy contributions from hidden neurons to produce the final netwolk output y for the test vector x . The fuzzy aggregation is illustrated in Fig. 3 . The fuzzy aggregation is described mathematically as:
where output weight vi is assigned to be the corresponding target outputs of each exemplar vector stored in the hidden neurons Figure 2 : (a) Computation in a hidden neuron @)Activation function F The distance d, , a scalar, is then passed to the activation function F, to produce an output hi for the hidden neuron as illustrated Fig. 2 (h) . The operation of the hidden unit activation function Fi can be specified mathematically as:
where ri is defined as the radius of generalization for hidden neuron i . The effect of using thm activation function is to make any test vector x withm a certain distance of a stored exemplar training sample w indistinguishable from the training sample, and hence the test vector will he classi- 
2.1.
Prescriptive L e a r n i n g in FC Networks
The prescriptive leaming scheme for training FC uetworks is very simple and only requires two presentations of the training samples. The first presentation oftraining samples is used to prescribe the topology and weights whde the second presentation is used to determine the radius of generalization i i for each hidden neuron. These two processes are described briefly below.
2.1.1. Prescribing the Topology and Weights An FC network faithfully represents all training samples in hardware by allocating one neuron for each training sample. Given a training sample set, the prescriptive algorithm determines directly the topology and weights ofan FC network. The required number of input neurons is the length of the input vector. The number of hidden neurons equals the number of samples in the training set (i.e. each hidden neuron represents one training sample). The required number of output neurons equals the desired number of outputs (only one neuron is shown in Fig. 1 for simplicity, multi-way classification can always he partitioned into networks with one output neuron).
With the topology of the network specified, assigning weights for the network is done by simply inspecting thr training samples. The first presentation of the training sample determines the input and output weights. Let T be the training set which contains m training samples and i is the index; let (ti,? oi, k) be the input-target pair ofthe ith exemplar training sample to be stored at a hidden neuron, then the input weight for the hidden neuron is assigned to be The radius of generalization ri for the ilh hidden neuron is then set to dmi,/2. This is to ensure that the generalization regions of all hidden neuron never overlap.
Generalization with Fuzzy Rule Base When a test
vector falls in one of the generalization region of a hidden neuron, the fuzzy rule base merely acts as a gating function. That is if hj = 0 , the fuzzy membership grades are assigned according to the following rule:
In this way the test vector is classified as belonging to the same output class that the exemplar training sample does.
The purpose of employing a fuzzy rule base in the FC network is to provide a generalization method to allow a test vector to have fuzzy membership grades in output classes of its k nearest neighbours when the test vector does not fall into the generalization region of any training sample. This is because, as mentioned above, the generalization regions for hidden neurons do not overlap. The fuzzy rule base provides a way to interpolate the final output for a test vector based on its distances fiom k nearest training examples. Although a variety of fuzzy membership functions can be used to map the distance vector h to membership vector p , the simplest is the triangular membership function. For example, when k = 2 , and d, , d2 are the distance between the test vector and its two nearest neighbour, the triangular membership function would be expressed as: 
Implementation
Like its biological counterpart, an FC network is also limited by its capacity to store training samples. By prescriptive learning definition, all training samples must he faithfully represented in the network. That is one hidden neuron in an FC network is needed to represent a training sample in the training set. Hence the size of hidden layer is of O(m) where m is the total number of training samples.
When m is large, the hardware realization of an FC network is also large. To overcome this problem, the implementation for a hidden neuron in a FC network must be space efficient.
Various strategies are used to minimise the resources used to implement the hidden neurons. Strategies are also used to simplify the implementation for the fuzzy rule base as the fuzzyrule base sorts the distance vector h, to select k nearest neighbours of a test vector. The search space is related to the number of hidden neurons. Specifically, a m element full parallel bitonic sorter is O(ln * ( m ) ) deep. These strategies are described below in detail.
A n Overview of System Architecture
The implementation is targeted to a Celoxica RC2000 hoard with a Xilinx XC2V6000 Virtex-I1 chip. The design and simulation for the hardware implementation are carried out by using the JHDL hardware description language. As described later, the design of an FC network is parameterised and integrated with the prescriptive learning scheme to produce design cores for final synthesis on hardware.
Hidden Neuron Circuit
The hidden neuron circuit is a critical part of the implementation. As each of the training samples in the training data set is required to be represented by one hidden neuron, resources used by the hidden layer in an FC network are considerable when the training set is large. Strategies are use to make the hidden neuron circuit implementation as resource efficient as possible.
Implementation of Distance Fnnction
As explained in section 2, hidden neurons in an FC network are distance based, and they compute the &stance between the input vector I and every training sample stored in the hidden layer as the input weights. This distance calculated by the irh hidden layer can be expressed as:
where n isthelengthoftheinputvector+.InKak'sFCnetwork proposal Euclidean distance is prefened because it is r o t a t i o~l invariant and it minimizes the within-class classification variance. Euclidean distance is a special case of general distance metxic, i.e. p = 2 , and
However, Euclidean distance is very expensive to implement on FPGAs as it requires a "squaring a number" operation. If Euclidean distance were used, a hidden layer of m neurons, each with a n element weight vector would require O ( m n ) "squaring" operations. Fortunately, experiments conducted by Kak have shown that the FC network performance is robust and it is not seriously effected by the choice of distance metric. Two altemative distance metrics were investigated previously by [3] In the K-means image classification context, Estlick's experiments [3] show that these two altemative distance metrics gave acceptable performance and are more amenable to FPGA hardware implementation because the costly "squaring" operation is avoided.
The city-block distance, which requires n subtractions, n absolute values and n -1 compksons, is selected to implement the required distance computation in a hidden neuron. The distance circuit for a four input case is shown schematically in Fig. 5 (a) . after folding of constant input weights into subtractors Since the input weight w becomes known after the weights have been prescribed by training, significant real estate savings can be made by dynamically folding the now constant input weight w into the subtraction circuit. Hence, each of the subtractors is implemented by using a series of half-adders which take either of the configurations a s illustrated in Fig. 5 (b) . The circuits for absolute values and comparators in the comparator-tree are realised by using standard n hit adders and subtractors respectively.
Implementation of Activation Function
As the radius of generalization ri also becomes a constant after training, the activation function is thus implemented as a n bit constant comparator KC as shown in Fig. 6 . The constant comparator is implemented by folding the constant ri into a subtractor circuit as the subtractend in the same fashion as described above. The sign bit of the comparator is registered first then is connected to the MSB of bus hi . This bit is set if d, < ii , else it is low. This signal is used in the final stage of the output layer circuit to select INN output as discussed in next subsection.
To simplify the control ofthe overall circuit, in addition to storing the radius ofgeneralization constant, it was decided to also store the output weights vi with the activation function circuit in a register bank. The h bit from the output weight vi forms the next h bits of bus hi. Storing and transmitting the output weights with the distance values is to avoid the need to track the indices for the k nearest neighbour hidden neurons and be able to load their conespnding output weights in the output layer stage. An alternative to this approach is to store and transmit the index encoding for each hidden neuron in the hi bus. However, the index would occupy lag(m) bits in the bus. When there are many hidden neurons (e.g. m > 256), the indices for hidden neurons will require more than 8 hits to represent, which is the width used to store and transmit the output weights vi .
The distance di is also registered and then connected to the lower n bits of bus hi , The comparator sign bit, the output weights vi and the distance d, are transmitted together through a 2h + 1 bit wide bus hi as illustrated in Fig. 6 . A collection of buses h = ( h , , h2. ..., hm) is connected to the fuzzy rule base for further processing.
Parameters of a Hidden Neuron
The parameters of a hidden neuron are listed below. Inputs lo a hidden neuron:
Input z : a vector of length n ; each element has h bits. * Input weight wi : a constant vector of length n ; each element has h bits; A hidden neuron is pipelined with h bit register banks after the constant subtractors, and absolute value units after each level ofthe comparator-tree. The depth ofthe pipeline is dependent on the size of the input layer. When there are n input neurons the depth ofthe pipeline is 3 + rlog(n)i .
Implementation of the Fuzzy Rule Base
The primary function of the fuzzy NIC base is to map the distances between a test vector and each of the training samples (stored in hidden neurons) into fuzzy membership grades. The fuzzy rule base accomplishes this function in two ways, INN and Ir", which are described below: Through this process of "fuzzification", the decision of the FC network is further generalized.
Notice that with either the 1" or k" rule, the fuing hidden neuron's index or the indices of hidden neurons corresponding to the k nearest neighbours are Ixacked and used to select their corresponding output weights. We have decided to simplify the fuzzy rule base because a faithful implementation of the above fuzzyrule base involves realizing complex controls and results in variable neuron tiring rates.
Recall from the above that INN rule fires instantaneously and selects its output immediately while lc" rule needs to wait for the sorting circuit to select k nearest neighbours and then wait for the fuzzy computation of the output to finish. Specifically, the INN rule is now integrated into k " , and the INN rule will not take effect until the final stage of the output layer. That is, regardless of whether a hidden neumn has fired, the k" rule always applies. The appropriate 1 NN or kNN output can always be selected at the last stage ofthe output layer by checking the most significant bit of bus h' . If it is set, then a hidden neuron has fued and the INN output should be selected as illustrated in Fig. 11 in next subsection. In a sense INN is a special case of kNN. INN'S output is the smallest value in the k nearest neighbour distance. Two benefits are achieved with this approach no complex control circuitry is needed for output selection; and the output neuron tiring rate is now constant.
3.3.1. Implementation of k" circuit The k" circuit performs two tasks:
-Task 1: given a test vector x ,the k" circuit selects the trst vector's k nearest neighbours based onthe distance vector h from the hidden layer.
-Task 2: it maps the distances between x and its k nearest neighbours into fuzzy membership grades )I.
The selection of k nearest neighbours is implemented using a bitonic selection network [4] . A biWnic selection network is used because its sorting components are very simple and the basic operations of the sorting algorithm are simple and highly parallel. Different stages in the sorting network are amenable to pipelining. Fig. 7 shows a schematic illustration of an eight-input bitonic sorting network using the notation and style used by Kumar et al. [SI. A bitonic sorting network takes an unsorted series of distances (transmitted by the lower n hits from bus h i ) and sorts them into a series with monotonically increasing order. Because we are only interested in selecting k nearest neighbours of a test vector, and we know that k s m / 2 , the bottom-left corner of the last stage of the bitonic sort network (shown in gray in Fig. 9 ) is not used. Given a bitonic sequence, a bitonic merging network, as shown in Fig. 9 , is optimal and can be pipelined in logm stages. Each of the pipeline stages contains a total of m / 2 two-input comparatorand-swap units labelled as either +BM [2] or -BM [2] as shown in Fig. 8 . The two-input comparator-and-swap units +BM [2] or -BM [2] sort the two elements into a increasing and a decreasing order respectively, and can be expressed mathematically as follows:
As the FC network selects k nearest neighbours, we desire the k smallest distances to be sorted in monotonically increasing order, hence +BM [2] units are used.
Although bitonic sorting networks are optimal W sort bitonic sequences, overheads are incurred to convert an unsorted sequence into a bitonic sequence. For example, in the eight input bitonic sorting network shown in Fig. 7 , the first two stages of the network convert an unsorted sequence into a bitonic sequence of length 8 so that the last stage of the eight-input bitonic sorting network can merge them into sorted sequence. The first two stages of the bitonic se- In our implementation, the unsorted sequences of distances are transmitted by h buses kom each neuron in the hidden layer. The lowest n hits in each h bus represent the distance value. The distance values form an unsorted sequence. This unsorted sequence of &stance values can he seen as a concatenation of bitonic sequences of size two. They are firstconvertedby lagn -1 stages ofhitonic merging networks. Stamng with pairs of +BM [2] and -BM [2] units, then pairs of +BM [4] and -BM [4] units, and so on, each stage merges a sequence which is twice as long as its input until a bitonic sequence of n is reached. This bitonic sequence of length n can then be merged by the n input bitonic sorting network and transformed into sorted sequences.
131-
The final task of the fuzzy rule base is to map the selected k nearest neighbour distances into fuzzy membership grades. The triangular fuzzy membership function used in Tang and Kak's original work for the two nearest neighbour case is shown in Fig. 4 . Straightforward implementations of the triangular fuzzy membership functions would require a large number of division operations and would he very expensive to realize on FPGAs. Fomnately, their experiments also found that the FC network is robust with the choice of fuzzy membership functions. We have decided to use a linear approximation ofthe triangular fuzzy membership functions. In particular, depend on their rankmg, each of the selected k nearest neighbours is assigned linear weights which approximate the triangle fuzzy membership function.
For example, when k = 4 , the fuzzy membership grades assigned to the four nearest neighbours are 24132.4132, U 32 and 2132 respectively. The weights sum to I and monotonically decrease as ranking increases. Although other sets of weights are possible, the above weights are easy to implement in FPGAs as the weights are equivalent to a series of right shift operations as seen in the output neuron circuit (see Fig. 11 ). 
Output Neuron Circuit
Buses belonging to sorted k nearest neighbours are connected to the output neuron circuit in a increasing order according to their ranking in the previous stage. The fuzzy membership gradcs are hardware encoded with respects to their ranks, and their outputs vi the middle n bits of the bus are weighted by these fuzzy grades as illustrated in Fig. 11 .
The contributions for all k nearest neighbours are then summed by an adder. The final output is selected to be either I N N or kNN depending on the MSB ofthe smallest neighbour of a test vector. If MSB is set, it means a hidden neuron has fued previously in the hidden layer and hence the corresponding output class of that hidden neuron is selected to be the final output. If MSB is not set, the k" output is valid, and the final output is the k" fuvification output.
In our design, we have decided to fix k = 4 for convienence. The pipeline register banks of width h are inserted after each of parallel-right shift stages, and at each leaf of the addition tree. The pipeline depth in this case ( k = 4) is 6. The final output is to be interpreted as a 16-hit signed fixed point two's complement number with I sign bit, 7 bit integer and 8 bit fraction.
Integrating Prescriptive Learning with the Design of FC Networks
The training for an FPGA based FC network is carried out offline because the training of an FC network is not computationally intensive. Offline training allows for compile-time folding of constants and hardwiring of constants into the circuit functionality. A JHDL package is written to fully parameterize the design for an FC network. The folding of the input weights w and the radius of generalization r into constant subtractors / comparators; the hardwiring of a set of fuzzy membership grades into constant multiplications and divisions in the output neuron circuit are carried out by the JHDL package at the compile-time. Given a set of training data and the required precision specified by the user, the JDHL package automatically defines the topology and weights for the FC network as well as designing the whole circuit for the appropriate FC network. Specifically, the JDHL package contains a main class and four circuit generator classes for instantiating the hidden neuron circuit, the activation function circuit, the hitonic sorting network circuit and the output neuron circuit. The main class is responsible for instantiating the required circuit modules and connecting them together according to the problem specification, the training sample size and the number of those training samples to be stored. Each of the circuit generator classes is responsible for designing the corresponding submodules according to specific information such as the sizes, the constantS and required stages of pipelines. As the final output, the main class generates an EDIF configuration for the fully instantiated circuit object as the solution for the required FC network.
Conclusions
We have shown that computational characteristics of FC networks are highly parallel, simple and modular. These characteristics are well suited for FPGA implementation exploiting fine-grained parallelism. We have also shown that the prescriptive learning scheme of FC networks can be integrated with the design of the FC network so that the implementation of an FC network can be fully parameterized. Strategies to reduce the resource cost by using compile-time constant folding techniques are also discussed. Given its fast training speed, and the ease of mapping into FPGA architectures, FC networks are a better alternative to other neural network models which are based on iterative learning.
